The performance of traditional continuous-time (CT) delta-sigma analog-to-digital converters (ADCs) is limited by their large sensitivity to feedback pulse-width variations caused by clock jitter in their feedback digital-to-analog converters (DACs).


Martin Anderson and Lars Sundström

Download conference paper

Design and Measurement of a CT ADC With Switched-Capacitor Switched-Resistor Feedback

© 2009 IEEE Notice