High Level Synthesis (HLS) is a promising technology where algorithms described in high-level languages are automatically transformed into a hardware design. This paper describes a compiler toolchain that automatically transforms existing software in a limited domain to a functional hardware design.
Authors

Teemu Rinta-aho (Ericsson Research), Mika Karlstedt (Ericsson Research), Madhav P. Desai (IIT Bombay)

Download the conference paper

The Click2NetFPGA Toolchain

IEEE notice